

CLAIMS

We claim:

1 Sub  
AI

1 1. A digital signal processor (DSP), comprising:  
2 a hardware accelerator; and  
3 a parameter RAM coupled to said hardware accelerator, said parameter RAM  
4 adapted to store operating condition parameters for use by said hardware accelerator.

1 2. The DSP as set forth in claim 1, wherein said parameter RAM comprises a 1K  
2 x 16 bit RAM.

1 3. The DSP as set forth in claim 1, wherein said DSP is used in connection with  
2 a communication system employing plural ADSL lines, and wherein said parameter RAM  
3 is configurable to store operating condition parameters for each of said plurality of ADSL  
4 lines.

1 4. The DSP as set forth in claim 3, wherein said parameter RAM is selectively  
2 configurable to store operating conditions for up to at least eight ADSL lines.

1 *5* 5. The DSP as set forth in claim 3, wherein said parameter RAM is selectively  
2 configurable to allocate sufficient memory per ADSL line to support each ADSL line  
3 employed.

6. The DSP as set forth in claim 1, wherein said DSP is used in connection with  
a communication system employing plural ADSL lines, and wherein said parameter RAM  
is configured to store operating condition parameters for each of said plurality of ADSL  
lines.

1 7. The DSP as set forth in claim 6, wherein said parameter RAM is selectively  
2 configured to store operating conditions for up to at least eight ADSL lines.

1 8. The DSP as set forth in claim 6, wherein said parameter RAM is selectively  
2 configured to allocate sufficient memory per ADSL line to support each ADSL line  
3 employed.